

## V. ION IMPLANTATION INTO 3C-SiC GROWN LAYERS AND APPLICATION TO MOSFETs

A selective doping technique is indispensable in fabrication of electronic devices especially for IC (integrated circuits). There are two major techniques for selective doping, namely, diffusion and ion implantation methods. Both methods are popular for a Si process. However, in the case of SiC the diffusion method is hard to apply, because the diffusion coefficients of impurities in SiC are very low. Campbell and Chang fabricated junction-gate FETs of  $\alpha$ -SiC using a diffusion technique [1]. They reported that diffusion of Al into  $\alpha$ -SiC required temperatures from 1800° C to 2100° C. Moreover, a special masking technique utilizing SiC was necessary. Thus, the diffusion method seems to be not practical for SiC. Ion implantation into  $\alpha$ -SiC was attempted by many investigators [2–6]. Marsh investigated the activation of implanted impurities using various dopants [2]. Though the implantation of donor impurities such as N, P, Sb and Bi was successful, samples implanted with acceptors were high resistive even after annealing and the acceptors could not be activated. They explained that deep donor-type defects induced by the implantation prevented the activation of the implanted acceptors. Concerning 3C-SiC, Kalinina et al. [7] reported a successful fabrication of p-n junction diodes by implantation of Al, however, they did not describe details of investigation. Though Kondo et al. [8] attempted hot implantation (specimens were intentionally heated during implantation) in addition to the standard implantation, the activation was unsuccessful. Edmond et al. [9] reported successful fabrication of p-n junction diodes by hot implantation of Al into undoped layers without annealing. The crystal growth methods of these two groups are similar to that of this investigation. The difference in their investigations is not clear. In this investigation, implantation of  $N_2^+$  and  $P^+$  was attempted. The electrical characteristics of implanted layers were evaluated changing annealing temperatures. Planar-type p-n junction diodes were fabricated using the implantation technique. The first successful fabrication of n-channel inversion-type MOSFETs is mentioned. The MOSFETs were fabricated by the combination of ion implantation and thermal oxidation techniques which are ordinary in the Si process.

### 2. Activation of implanted donors

Ion implantation of  $N_2^+$  and  $P^+$  was carried out into B-doped grown layers. High resistive ( $\rho \geq 200 \text{ } \Omega \cdot \text{cm}$ ) B-doped layers were suitable for characterization of thin  $n^+$  layers formed by implantation of donors. The thickness of the B-doped grown layers was about 6  $\mu\text{m}$ . APD-free grown layers on 2° off substrates were used. Samples were tilted at 7°

during the implantation to avoid a channeling effect. The current density of an ion beam was lower than  $0.25 \mu\text{A}/\text{cm}^2$ . Therefore, heating by the beam during the implantation was negligible [10]. The conditions of the ion implantation were listed in Table 1. The implantation was carried out by successive two steps to improve the uniformity of implanted impurities. The first implantation was high dose with high energy and the second was low dose with low energy. Figure 1 shows a calculated profile of implanted P using the projected average range and projected standard deviation in the literatures [11–13] for a total dose of  $1.3 \times 10^{15} \text{ cm}^{-2}$  (condition 1 in Table 1). In the case of condition 2, the total dose was decreased to 30% of that in condition 1 with the same energy.  $\text{N}_2^+$  implantation with a total dose of  $1.95 \times 10^{14} \text{ cm}^{-2}$  (condition 3) corresponds to  $\text{N}^+$  implantation with a dose of  $3.9 \times 10^{14} \text{ cm}^{-2}$  which is the same dose level as condition 2. The energy of the  $\text{N}_2^+$  implantation was decided to have the nearly same impurity profile [13] as in  $\text{P}^+$  implantation of condition 2. After the implantation samples were annealed in Ar atmosphere for 30 min. The samples were heated by RF inductive heating. By SIMS analysis the annealed specimen showed almost the same depth profile of implanted P as that with without annealing by SIMS analysis. Figure 2(a) shows a RHEED halo pattern of an as-implanted sample. The ion implantation was carried out under condition 1 ( $\text{P}^+$ , total dose:  $1.3 \times 10^{15} \text{ cm}^{-2}$ ). The halo pattern indicates that the implanted layer was amorphous. Figure 2(b) shows a RHEED pattern of the sample after annealing at  $800^\circ \text{C}$ . Recrystallization to a single crystal was clearly observed. Annealing temperature was changed up to  $1300^\circ \text{C}$ . However, no significant difference in RHEED patterns compared with Fig. 2(b) was observed. Samples implanted under condition 2 ( $\text{P}^+$ , total dose:  $3.9 \times 10^{14} \text{ cm}^{-2}$ ) showed similar results. The implanted samples could be told from not implanted samples with naked eyes by noticing a slight difference in colors. The refractive index of the implanted layers changed by amorphization and interference took place. The difference in colors vanished by annealing. Sheet resistance of the implanted layers was evaluated by the four-point probe method or by van der Pauw method. Si substrates of the specimens for van der Pauw measurement were removed by a mixed solution of  $\text{HNO}_3$  and HF before the measurement to avoid errors due to current conduction through the substrates. N-type conduction was confirmed for both the  $\text{P}^+$  and  $\text{N}_2^+$  implanted layers by van der Pauw method. As shown in Fig. 3, the sheet resistance monotonously decreased as annealing temperature increased and it reached to about  $10^3 \Omega/\square$  by annealing at about  $1350^\circ \text{C}$ . Electrical activation rates were estimated by van der Pauw measurement. The electrical activation rate was defined as the ratio of sheet carrier concentration and total dose. The electrical activation rates were improved by raising annealing temperatures as shown in Fig. 4. The  $\text{P}^+$  implanted layer with a total dose of  $3.9 \times 10^{14} \text{ cm}^{-2}$  (condition 2) gave the higher electrical activation rates than

those for a total dose of  $1.3 \times 10^{15} \text{ cm}^{-2}$  (condition 1). The  $\text{N}_2^+$  implanted layers gave the




Fig.2 RHEED patterns of  $\text{P}^+$  implanted layers. (a)Before and (b)after annealing at  $800^\circ\text{C}$ .

...higher electrical activation rates than the  $\text{P}^+$  implanted layers, which is similar to implantation into 6H-SiC [2]. Bridge-type specimens were fabricated by the  $\text{P}^+$  implantation to carry out the standard Hall measurement and to investigate electrical anisotropy in the implanted layers. Such specimens were fabricated by a selective implantation utilizing a deposited  $\text{SiO}_2$  film as a mask. The implantation was carried out under condition 2. Concerning conditions 1 and 3 the standard Hall measurement was not carried out yet. The electrical activation rates obtained by the standard Hall measurement well agreed with those obtained by van der Pauw measurement. The electron mobility obtained by van der Pauw method was about  $30 \text{ cm}^2/\text{Vs}$  in all cases. The electron mobility obtained by the standard Hall measurement showed electrical anisotropy similar to the undoped grown layers.  $\mu_{\parallel}$  and  $\mu_{\perp}$  were about 50 and  $25 \text{ cm}^2/\text{Vs}$ , respectively.

### 3. Fabrication of p-n junction diode

Planar-type p-n junction diodes were fabricated using the ion implantation technique. Figure 5 shows the structure of fabricated diodes. An Al-doped p-layer was grown on a  $2^\circ$  off p-Si substrate. Typical hole concentration, hole mobility and resistivity of the Al-doped layer were  $3.5 \times 10^{17} \text{ cm}^{-3}$ ,  $32 \text{ cm}^2/\text{Vs}$  and  $0.56 \Omega \cdot \text{cm}$ , respectively.  $\text{P}^+$  implantation with a total dose of  $3.9 \times 10^{14} \text{ cm}^{-2}$  or  $\text{N}_2^+$  with a total dose of  $1.95 \times 10^{14} \text{ cm}^{-2}$  was carried out to obtain n-layers. Deposited  $\text{SiO}_2$  of 500 nm in thickness was used as a mask for the implantation. Annealing temperatures were  $1100^\circ \text{C}$ ,  $1200^\circ \text{C}$  and  $1300^\circ \text{C}$ . Annealing

time was fixed at 30 min. Finally ohmic contacts were formed using Al and AuGa for n-SiC and p-Si, respectively. The area of the fabricated diodes was  $7.1 \times 10^{-4} \text{ cm}^2$ . Current-voltage characteristics of the  $\text{P}^+$  and  $\text{N}_2^+$  implanted diodes were shown in Figs. 6(a) and (b), respectively. Both the  $\text{P}^+$  and  $\text{N}_2^+$  implanted diodes showed similar results. Rectification of the diodes annealed at  $1100^\circ \text{ C}$  and  $1200^\circ \text{ C}$  was superior to those...

The electrical activation rate increased abruptly when annealing temperatures exceeded  $1300^\circ \text{ C}$ . This change was attributed to the transition from an n-layer to an  $\text{n}^+$ -layer due to increased electrical activation. The best ideal diode factor of 3.8 was achieved at an annealing temperature of  $1100^\circ \text{ C}$  for both  $\text{P}^+$  and  $\text{N}_2^+$  implanted diodes. Capacitance-voltage characteristics showed small variation initially, but increased with higher annealing temperatures. The diodes had p-i-n structures, and the i-layer thickness decreased with higher annealing temperatures.  $\text{N}_2^+$  implanted diodes exhibited larger capacitance and variation due to higher electrical activation rates compared to  $\text{P}^+$  implanted diodes.

#### 4. Fabrication of MOSFETs

MOSFETs were fabricated using ion implantation. A schematic cross-section is shown in Fig. 8. A B-doped p-SiC channel layer of  $2 \mu \text{ m}$  thickness was grown on undoped n-SiC with a thickness of  $7 \mu \text{ m}$ . Due to lattice mismatch between Si and SiC, a thicker layer is necessary to reduce defects and improve device characteristics. Source and drain were formed by ion implantation of  $\text{P}^+$  using deposited  $\text{SiO}_2$  with a thickness of  $500 \text{ nm}$  as a mask. The implantation was carried out under condition 1 in Table 1. Annealing was performed in an IR radiative heating furnace.

The gate insulator was formed by thermal oxidation of SiC at  $1050^\circ \text{ C}$  using dry oxygen for 6 hours. The thermal oxide film was confirmed to be  $\text{SiO}_2$  and inversion was verified under illuminated conditions. Electrical resistivity and breakdown electric field of  $\text{SiO}_2$  were  $8.5 \times 10^{15} \Omega \cdot \text{cm}$  and  $2.5 \times 10^6 \text{ V/cm}$ , respectively. The gate oxide thickness was about  $60 \text{ nm}$ , with gate length and width of  $20 \mu \text{ m}$  and  $500 \mu \text{ m}$ , respectively. Aluminum was used for gate electrodes and ohmic contacts, without alloying. A top view of the fabricated MOSFET is shown in Fig. 9. Current-voltage characteristics of the FET at  $310 \text{ K}$  are discussed, noting that the sample was not illuminated. Inversion-type MOSFET action was achieved, with observed kinks in the saturation region, a feature of SOI MOSFETs. The MOSFETs were fabricated on a high resistive B-doped p-layer, and their characteristics were considered to show SOI-like features. In Al- $\text{SiO}_2$ -SiC MOS diodes, inversion occurred only under illumination due to low intrinsic carrier concentration ( $\sim 10 \text{ cm}^{-3}$  at  $300 \text{ K}$ ) of 3C-SiC. However, the MOSFETs operated without illumination, with electrons supplied from the source. The effective mobility of the FET was estimated in the linear region, where drain

voltage was lower than the voltage at the beginning of the kink. The ideal characteristics of MOSFETs in the linear region are given by:

$$[ I_d = \left( \frac{W}{L} \right) \mu_n C_0 \left[ (V_g - V_{th}) V_d - \frac{V_d^2}{2} \right], \quad (1) ]$$

where (  $I_d$  ) is drain current, (  $W$  ) is gate width, (  $L$  ) is gate length, (  $\mu_n$  ) is electron mobility, (  $V_g$  ) is gate voltage, (  $V_{th}$  ) is threshold voltage, and (  $V_d$  ) is drain voltage. The ratio (  $W/L$  ) is 25, and the value of (  $C_0$  ) is  $5.75 \times 10^{-8}$  F/cm<sup>2</sup>, based on an investigation of the Al-SiO<sub>2</sub>-SiC system. (  $\mu_n$  ) and (  $(V_g - V_{th})$  ) were adjusted to match measured (  $I_d$  )-(  $V_d$  ) characteristics.




Fig. 10 Current-voltage characteristics of the MOSFET at 310K.

#### References

- [1] R.B. Campbel and H.C. Chang, *Semiconductors and Semimetals* Vol.7 Part B, (Academic Press, New York, 1971) edited by R.K. Willardson and A.C. Beer, Chapter 9.
- [2] O.J. Marsh, *Silicon Carbide-1973*, (University of South Carolina Press, Columbia, 1974) edited by R.C. Marshall, J.W. Faust, Jr. and C.E. Ryan, p.471.

- [3] H.L. Dunlap and O.J. Marsh, *Appl. Phys. Lett.* 15 (1969) 311.
- [4] A. Addamiano, G.W. Anderson, J. Comas, H.L. Hughes and W. Lucke, *J. Electrochem. Soc.* 119 (1972) 1355.
- [5] V.M. Gusev, K.D. Demakov, M.G. Kosaganova, M.B. Reifman and V.G. Stolyarova, *Sov. Phys. Semicond.* 9 (1976) 820.
- [6] S.A. Belova, A.V. Vorob'ev, V.M. Gusev, K.D. Demakov, M.G. Kosaganova, N.K. Prokof'eva, M.B. Reifman, V.G. Stolyarova and V.A. Uzhegova, *Sov. Phys. Semicond.* 10 (1976) 743.
- [7] E.V. Kalinina, N.K. Prokof'eva, A.V. Suvorov, G.F. Kholuyanov and V.E. Chelnokov, *Sov. Phys. Semicond.* 12 (1978) 1372.
- [8] Y. Kondo, T. Takahashi, E. Sakuma, S. Misawa, H. Daimon, S. Yoshida and Y. Hayashi, *Extended Abstracts of the 46th Autumn Meeting of the Japan Society of Applied Physics*, Kyoto, October, 1985, 2p-C-11.
- [9] H. Kong, H.J. Kim, J.A. Edmond, J.W. Palmour, J. Ryu, C.H. Carter, Jr., J.T. Glass and R.F. Davis, *Materials Society Symposia Proceedings* Vol.97, Anaheim, 1987 (Materials Research Society, Pittsburgh, 1987) p.232.
- [10] H. Ryssel and I. Ruge, *Ion Implantation*, (John Wiley & Sons, Chichester, 1986), p.116.
- [11] H. Ishiwara and S. Furukawa, *Trans. IECE Japan* 56-C (1973) 179, in Japanese.
- [12] S. Furukawa, H. Matsumura and H. Ishiwara, *Jpn. J. Appl. Phys.* 11 (1972) 134.
- [13] J.E. Gibbons, W.S. Johnson and S.W. Myrloie, *Projected Range* ...

#### References

- [14] H. Matsunami, *Handoutai-kougaku (Semiconductor Engineering)*, (Syokoudou, Tokyo, 1983) p.139, in Japanese.
- [15] K. Shibahara, S. Nishino and H. Matsunami, *Jpn. J. Appl. Phys.* 23 (1984) L862.
- [16] J. Tihanyi and H. Schleuterer, *Solid-State Electron.* 18 (1975) 309.
- [17] S.M. Sze, *Physics of Semiconductor Devices*, (John Wiley & Sons, New York, 1981) 2nd edition, Chapter 8.
- [18] E. Sakuma, H. Daimon, M. Yamanaka, S. Misawa, K. Endo and S. Yoshida, *Extended Abstracts of the 34th Spring Meeting of the Japan Society of Applied Physics and of the related societies*, Tokyo, March, 1987, 28p-W-9 and 28p-W-10.